Verilog Lab
Write your DUT and testbench, simulate with Icarus Verilog, and inspect real waveforms.
Auto-VCD
Code runs in an isolated sandbox and is deleted after execution.
DUTDUT — Design Under Testdut.v
Loading editor…
TBTB — Testbenchtb.v
Loading editor…
A plain testbench with $finish or even $stop is enough — when your testbench has no $dumpvars, Student Hub adds one automatically and opens the waveform viewer after the run. Your code is saved locally in this browser.